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In a video recording of a presentation session, presenter detection is required in order for the 
camera to have the ability to track the face of the presenter. High computation power is required 
to perform video processing for the detection of the presenter. Instead of using a normal 
embedded to perform real time video processing, Field Programmable Gate Array (FPGA) can 
be used as a coprocessor to perform complex computation algorithm. FGPA coprocessors can 
be used with standard microprocessor or microcontroller to handle complex tasks and 
subsequently improve the performance. The algorithm will be implemented using hardware 
instead of software, so that it can be optimized by developing hardware parallel processing.  A 
method of presenter detection algorithm is developed and validated in Matlab. The validation 
is performing by using sample image and video of the presenter at Chancellor Hall. The 
execution time of the algorithm is analyzed to find the part which required high computation 
intensive. The computation intensive parts are implemented as a coprocessor in Altera DE2-
115 platform to accelerate the operation of presenter detection. The algorithm is implemented 
using Verilog and programmed into FPGA. The video frame is captured by a camera module 
and is sent to the FPGA chip. The video frame is then processed in FPGA and the final output 
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1.1 Project background 
Video recording of a presentation or a video conference in gigantic hall would be more 
effective if the camera(s) have the ability to locate and track the face of the presenter. Several 
approaches have been done for face detection. Face detection algorithm is highly demanding 
on computation power. FPGA provides a good platform for achieving very high performance 
in complex computation by providing parallelism.  In this project, the aim is to implement and 
optimize the face detection algorithm and more importantly to develop hardware parallel 
processing engines using FPGA. 
1.2 Problem statement 
During a presentation, the detection of presenter location required complex image analysis, 
which is computationally expensive. When implemented in an embedded system such as FPGA 
(Field Programmable Gate Array), the algorithm needs to be optimized. Traditional CPU or 
microcontrollers have limited abilities to do real time video processing and analytics at the 
same time. Instead CPU or microcontrollers, the presenter detection algorithms can be 
implemented in FPGA as a co-processor. The algorithm can be optimized by developing 
hardware parallel processing engines using FPGA logic and integrating with software 
algorithms.  
1.3 Scope of the project 
In this project, the presenter detection algorithm is implemented by using hardware description 
language and programmed into FPGA. FPGA is acted as coprocessor to perform presenter 
detection operation which required complex computation.    
1.4 Objectives 
The objectives of the project are: 
 To investigate and design suitable algorithms for presenter detection during a 
presentation and video conference. 
 To implement and validate the algorithm on an FPGA. 
 To optimize the performance of the presenter detection algorithm for use in video 





2 LITERATURE REVIEW 
 
In order to determine the location of the presenter, face detection is the most common method. 
Several techniques have been proposed to determine face location from an image. These 
techniques can be classified into knowledge-based methods, feature-invariant method, 
template matching method and appearance based method [1].However not all of these 
technique is able to be implemented in hardware due to its complexity. Other than that, some 
of the method required floating point operation. Additional hardware is need for the floating 
point operation that would consequence increase the cost of implementation[2]. M. Ooi [2] 
suggests that using Reversible component transformation (RCT) to convert RGB to modified 
YUV. This is due to RCT would be more easier to be implement in hardware due to it does not 
required floating point.  
Today, skin colour segmentation method is defined as the most well liked method used for face 
detection. Due to the low computational requirement and low complexity of implementation, 
this technique is classified as an effective and successful method.  Generally, the working 
principle of colour segmentation is by segmenting the image into skin colour and non-skin 
colour region and further process by categorized the skin colour into different categories. After 
separation of skin pixel with non-skin pixel, there is always a possibilities that a skin colour is 
been detect in non-face region. A future processing is needed to reduce the false positive rate 
as low as possible. Saini and Chand [3] presented a method for face detection using skin colour 
segmentation and human face feature (knowledge-based approach). In recent year, there are 
several colour space have been proposed. They involve RGB, HSV, YCbCr and CIE-Lab [4]. 
Tayal, Lamba and Padhee [5] introduced an approach for automatic face detection using colour 
based segmentation. They are using HSV colour spaces to perform the segmentation process. 
A fixed threshold value is used to extract the skin colour region. The histogram is formed by 
using different sample set of images. The hue component is calculated and a threshold value is 
fixed from the histogram. HSV model is more preferred due to HSV describe colour based on 
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colour, vibrancy and brightness. This colour model also have the similarly to how the human 
tend to recognize colour.  
Saini and Chand [3] suggest a method for extracting the skin colour region by using RGB and 
implementation a switching condition. After the skin colour is extracted, there are always 
noises which make the image imperfectly. In the stage of implementation, Saini and Chand 
fixed a threshold value to decide the switching condition. If the quality of the image is under 
the threshold value, the colour space of the image is changed from RGB into HSV to get better 
quality of image. The colour space is change if the one colour model of image is being distorted. 
Tairi et al. [6] extracted skin colour using YUV and RGB colour spaces. This is to improve the 
segmentation process by using two thresholds. Their algorithm is started by converting RGB 
colour space into YUV color space. The Y channel is separated from U and V channel to 
eliminate the effect of luminance. The threshold value is determined by using sample image of 
skin colours with the help of the colour histogram. 
Hu, Pai and Ruan [7] proposed colour segmentation algorithm which suitable for hardware 
implementation. The floating point operation is not used in the algorithm in order to reduce the 
computational cost. For the colour space modeling, three chromatic components of RGB colour 
space is used which required low computational cost. 
 







The design method for this project is basically divided into 2 parts. 
1. Presenter detection algorithm validate in Matlab 
2. Implementation of presenter detection algorithm on the FPGA 
The software based presenter detection algorithm is implemented by using Matlab. The 
Matlab is used to validate and to evaluate the effectiveness of the algorithm. The algorithm is 
then tested by using some sample image of the presenter in Chancellor hall (CH).   
After the algorithm is validate using Matlab, the algorithm which required complex 
computation will be implemented using hardware description language (HDL). Several stage 
of the algorithm will be modified during the transition of Matlab to Verilog. This is due to 
several stage is infeasible to be implemented in Verilog.  
After implementing the algorithm in FPGA, the Verilog code will be analysis and synthesis 
by using Quartus II. A testbench is also created to validate the algorithm on FPGA by using 
Model Sim. The validate algorithm is then been convert into SRAM Object File (SOF) and 
programmed to the Cyclone IV in Altera DE2-115 platform.  
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3.1 Presenter detection algorithm 
 
Figure 2 Presenter Detection Algorithm 
Skin Colour detection is the robust and effective method to detect presenter face in colour 
image or video. There are several colour models can use for skin colour segmentation such as 
RGB, HSV and YUV. In this step, the skin like background is not rejected, future processing 
is needed to remove the background.   
Morphological filtering is used to remove imperfections of binary image. Structuring element 
is used to probe an image with a small shape. Firstly, erosion is used to remove the 












After that, the connected region in the binary image is labeled. The area of the connected 
region is calculated. At this point, the binary image is contained skin colour region, however 
not all the region is the face region. Therefore some filtering is needed to remove non-human 
face region by using human face properties. There are small area filtering, eccentricity 
filtering and height to width ratio filtering. The smaller area is removed due to face region 
have larger area compared to other skin area. Next, the shape of face is an oval shape, the 
eccentricity properties is used to remove the region whose shape likely to line. Lastly, 
bounding box properties is used to calculate height to width ratio. The region which does not 
satisfy the maximum threshold value is rejected. 
The final stage of the algorithm is centroid computation. The average length of X coordinates 
and Y Coordinate is calculated to find the centroid of the face.  The centroid point of 
presenter face is marked.  
Tool Used: 
1. DE2-115 development board with digital camera package 
2. Matlab 
3. Quartus II 
4. Model Sim 
3.2 Project Flow 



























Figure 4 Gantt Chart 
3.3 The reason of using Altera DE2-115 to implement the project. 
Altera DE2-115 is been choose as the platform to implement the project.  5 Mega Pixel 
Digital Camera Package (D5M) is connected to the 40-pin expansion header of the platform. 
D5M is used to capture the video and sent to the FPGA Chip. A monitor screen is connected 
to the VGA port and the final output is displayed on the monitor screen. 
 
Figure 5 DE2-115 Development and Education Board 
 
Figure 6 5 Mega Pixel Digital Camera Package 
Altera platform is chosen in this project because the performance of FPGA is better than CPU 
for performing complex computation task.  FPGA is a programmable chip and can be 
configured as a parallel processing device, which mean that, it can perform several task at 
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single clock cycle. Single core CPU executed one task at single clock cycle because it is a 
sequential processing device.  
DE2-115 board is selected as the platform. Cyclone EP4C115 FPGA feature more logic 
elements, embedded memory and also embedded multiplier. Other than that, DE2-115 
platform is consist larger storage of memory device 
3.4 Expected Performance  
At the Matlab stage, a couple of video and image is used to validate the presenter detection 
algorithm.  If the algorithm is validated, the face position of the presenter will be shown and 
marked. 
At the hardware stage, a camera is used as the input and the monitor screen is used as the 
output. The camera and the monitor screen will be connected to the FPGA platform. The 






4 VALIDATION OF ALGORITHM IN MATLAB 
 
The presenter detection algorithm is validated by using Matlab. The presenter detection 
algorithm which was described in the methodology part has been proven a robust and effective 
method. This is due to colour segmentation only requires low computational power requirement.  
The modified YUV colour space is chosen to perform colour segmentation. In YUV colour 
space,it separates it Y channel(intensity) from the U-V channel (chrominance components). 
YUV colour space would be more effective if compared with RGB colour space, this is due to 
human skin colour is fall within a certain range of UV component. This means that the 
brightness of the image will not affect the segmentation process.  However the transformation 
from RGB to YUV colour space required floating point arithmetic. The following equation 
shows the conversion from RGB to YUV 
𝑌 =   0.299𝑅 +  0.587𝐺 +  0.114𝐵 
𝑈 =  −0.147𝑅 −  0.289𝐺 +  0.436𝐵 
𝑉 =   0.615𝑅 −  0.515𝐺 −  0.100𝐵 
In order to avoid the use of floating point arithmetic, reversible component transformation(RCT) 
is used[2] . The RCT only required integer arithmetic, therefore it is more robust to convert 
RGB to YUV using RCT. The following equation shows the conversion from RGB to YUV 
using RCT. 
𝑌 =   
𝑅 +  2𝐺 +  𝐵
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𝑈 =  𝑅 − 𝐺 
𝑉 =   𝐵 − 𝐺 
The input image will be convert to modified YUV colour space using RCT . After the 
conversion is completed, the skin colour is segmented by using the threshold value of skin-
pixel in chrominance range.  The skin pixel is fall within the  10 < 𝑢 < 74 and −40 < 𝑉 <
11. However, the output of the skin segmentation is not perfect, there might be some noise and 
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skin-colour background is not able to remove in this stage. Therefore, future processing is 
needed to totally removed these noise. At this state, the detect skin colour region will be 
converted to white pixel and the non-skin colour region will be converted to black pixel.  
After skin-segmentation state is completed. Morphological filtering is used to remove 
imperfections of binary image. Matlab function imerobe and imfill is used in these state. 
imerobe (erosion )is used to remove the background noise, secondly, imfill (dilation) is used 
to adds a layer of pixel to the face detected region. Structuring element is used to probe an 
image with a small shape. 
          
       B   
   A       
          
          
       C   
          
          
A- Structuring element fits the image 
B- Structuring element neither fits nor hits the image 
C- Structuring element hits the image 
The 3x3 square is used as structuring element in erosion operation. This erosion operation is 
able to remove any size of pixel which smaller than the structure elements. Small noise is able 
to be removed in this operation. Dilation operation is then used to enlarge the boundary of the 
white pixel(skin-colour). By using this operation, the missing hole inside the face region is 
filled in. This allows the detected face region to become one connected region.  
The next operation is the labeling of connected region and calculates the number of connected 
region. Bwlabel build in function in Matlab is used. This function will return the number of 
connected region and also labeling the connected. The output matric of bwlabel will contain 





          
          
          
          
          
          
          
          
Figure 7 Input image of bwlabel 
     4 4    
1 1 1 1  4     
  1 1  4     
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3 3  4 4 4 4    
 3  4 4 4     
          
Figure 8 output image of bwlabel 
After all of the connected region has been labeled. Regionprops function in Matlab is used to 
measure the properties of the image, including the area, eccentricity, the height as well as the 
width.  
At this stage, the image is filtered using human face feature and the properties of the human 
face. The first filtering operation is small area filtering. Although some noise is removed during 
morphological filtering, the small area filtering is still needed. This is due to morphological 
only able to remove some of the noises but not all. The entire connected skin region is 
calculated and the maximum area is determined. All the connected area will be compare with 
the maximum area, only the area larger than 26% of maximum area is determined as the face 
region. The area less than 26% will be removed.  
12 
 
After the rejection of small area, eccentricity filtering is applied. Eccentricity is defined as how 
much a conic section varies from being circle. The circle shape is obtained if the eccentricity 
is equal to zero, whereas the line is obtained for the infinite eccentricity. Based on the human 
face properties, the shape of the human face is almost same with oval shape. The oval shape is 
the area whose have the eccentricity greater than 0.89905[8]. 
After passing above filtering, this stage is filtering based on the height and width of the region. 
The height and width of the region is obtained by the bounding box properties in Matlab. For 
the human face region, the height of the area must be greater the width of the area. In order to 
make sure the height is greater than the width, 
𝑤𝑖𝑑𝑡ℎ
ℎ𝑖𝑔ℎ𝑡




> 1, the area will be removed. 
The final stage is to determine the centroid location of human face and light blue asterisk is 
marked at the center location. In order to find the center location, the average value of the 





5 IMPLEMENTATION OF PRESENTER DETECTION ALGORITHM ON 
THE FPGA 
 
5.1 Hardware setup 
From the run time result, it is found that, Skin Segmentation takes the longest time to perform 
it job. Therefore skin segmentation is then to be implemented in hardware to accelerate the face 
detection process. The current hardware algorithm been implemented is shown as below.  
 









Figure 10 Hardware Setup 
 














































































































5.3 CCD capture 
Charge Coupled Device (CCD) is a device which is used for capturing the movement of 
electrical charge and convert into a binary value. D5M used CCD image sensor to capture the 
data and this data is received via CCD capture block at the FPGA. CCD block captures the 
image data pixel by pixel; therefore in order to read 800x600 resolution of an image, 480k 
clock cycle is needed.  However the active image read out by the D5M camera is bordered by 
horizontal and vertical blanking.  
Valid Active Image Horizontal 
Blanking 
Vertical Blanking Vertical/Horizontal 
Blanking 
Table 1 Image Readout by D5M Camera 
The output timing diagram needs to be observed to find out the active image region.  
 
Figure 12 Output Timing Diagram of D5M camera 
FVAL and LVAL are observed, during valid data image, the FVAL and LVAL are both high. 
When the FVAL remain high and LVAL become low, horizontal blank is occurred. When 
FVAL and LVAL are low, it is called horizontal blanking.  
5.4 RAW to RGB 
D5M camera used Bayer pattern to display out it pixels. Bayer pattern format consists of four 
colors (one red, one blue and two green).  There are two green colour due to our human eye is 
more sensitive to green colour compare with red or blue. Raw to RGB module will separate 





Table 2 Bayer Pattern 
5.5 SDRAM controller (Double buffering) 
The data from the RAW to RGB is transfer to external SDRAM memory through the SDRAM 
controller. When the VGA sends a read signal to read the data from SDRAM, the data will pass 
through colour threshold block and spatial filtering block. The FIFO is required due to the 
Camera Pixel Clock does not synchronize with the VGA clocks. Other than then, the image 
processing can been optimise by using Double buffering, the filtering block can start to process 
once one pixel is sent to the SDRAM. Without the Double buffering,  the image only can 
perform job once one frame has been send to the SDRAM, the image processing job does not 
able to perform during the data transfer from the camera to SDRAM due to both read and write 
operation cannot perform at the same time.  
5.6 Colour thresholding  
Due to the normal conversion of RGB to YUB color space required floating point operation, 
the RGB is convert to modified YUV colour space using reversible component transformation 
(RCT).  
total=mRed+mGreen+mBlue; 
YUV_Y=total[11:2]; (used shifts operation to perform division, shift right by 2 = divide by 4)  
YUV_U=mRed-mGreen; 
YUV_V=mBlue-mGreen; 
Due to 10 bit colour was used in hardware implementation, the U range value is modified to 
40<U<296. 
During colour thresolding operation, comparator is used to check for the skin pixel, if the data 
are located in the range of skin pixel, white pixel is sent out to the VGA, and otherwise a black 
pixel is sent out if the data are not located in the range of skin pixel. After this operation the 
video frame was converted to the binary image. 
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5.7 Spatial filtering 
Spatial filtering is one of the image processing operations to check for every pixel and the pixel 
value is depending by the intensities of neighbourhood pixels. This step was similar to the 
erosion step which has been validated in Matlab. This operation is used to remove the 
background noise. In the operation, all pixels are checked with its neighbouring pixels in a 9x9 
pixel. The pixel is defined as skin pixel if there are more than 92 % of its neighbours are skin 
pixel, otherwise it will consider as non-skin pixel.  
         
         
         
         
         
         
         
         
         
 
Colour Pixel 
 Skin Pixel to be checked 
 Neighbouring skin pixel 
 Neighbouring non-skin pixel 
 
Percentage of skin pixel =
9
81
× 100% = 11.11% 







         
         
         
         
         
         
         
         
         
 
Colour Pixel 
 Skin Pixel to be checked 
 Neighbouring skin pixel 
 Neighbouring non-skin pixel 
 
Percentage of skin pixel =
76
81
× 100% = 93.82% 
It is a skin pixel. 
5.8 Downsampling 
In this block, the 800x600 image is partition into 16x16 blocks, therefore each image will 
consist of 50x38 of blocks to be labelled as skin and non-skin . 90% of threshold value of skin 
pixel of each block is set to be considered as skin pixel. This block is used to decrease the size 
of image and hence reduce the effect of noise. For the final stage, the centroid is calculated 




















Figure 13 interfacing between FIFO and SDRAM 
As shown in figure 12, there are two different clock is needed to interface two system. The 
SDRAM used a higher frequency that the processing unit.  A clock domain  crossing (CDC) is 
occurred due to different clock source are used for two system. In order to solve for CDC 




























Cycle 1 Cycle 2 Cycle 3  
Figure 14 Colour Threshold Unit 
The processing unit for face detection is represented by the colour threshold unit and down 
sampling binary image builder. Modified YUV is used for colour thresholding and the 
thresholding value is 10<u<74 [2]. 10 bit of U range is used, therefore, the thresholding value 
is modified to 40<U<296. Three state of pipelining state is implemented. The first state is to 
extract the skin colour pixel. The second state is to count the number of skin pixel. The last 
state is to compare the total number of skin pixel with a certain value.  
For 800x600 image, there will be 50x38 of 16x16 pixel. Therefore the clock cycle needed to 
process one frame of 800x600 is 50x38=1900 clock cycle. This circuit has optimised the 












7 RESULTS AND DISCUSSION 
 
7.1 Mathlab 
The presenter detection algorithm is tested by using the following image 
 
Figure 15 input image of sample 1 
 




Figure 17 eroded result of sample 1 
 
Figure 18 dilation result of sample 1 
 




Figure 20 Detection result of sample 1 
 











Number of image Face detected False Face detection 
4 75% 25% 
Table 4 face detection result 
The run time is based on the sample image 1(1448x2296). The time is obtained by using tic 
and toc function of Matlab. 
Operation Run Time(seconds) 
Skin Segmentation 3.078961  
Morphological filtering 0.457322 
Area Labelling 0.025064 
Non-Human face filtering 0.444274 
Centroid computation 0.076275 
Table 5 Executed time of the algorithm 
7.2 Hardware implementation 
The current result was able to separate the skin colour with non-skin colour. Other than that, 
the system also able to remove the back ground noise by spatial filtering. 
 
 




Figure 22 Skin segmentation 
 
Figure 23 Spatial Filtering 
 
Figure 24 Down sampling and Centroid calculation 
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7.3 Proposed circuit Result 
 
Figure 25 Analysis & Synthesis report 
 





8 CONCLUSION AND RECOMMENDATION 
 
8.1 Conclusion 
The beneficial of this project will obviously toward video recording of presenter in presenter 
hall. The video recording becomes more efficient as the camera having the ability to track the 
face of the presenter. The algorithm which required complex computation is implemented in 
hardware instead of software. The hardware implementation provides a good platform to 
perform real time video processing. 
Other than that, the cost of implementation in FPGA is relatively low. Hardware/software co-
design also can be developed in FPGA. FPGA can be connected to CPU or microcontroller as 
a co-processor. The use of FPGA also is a way to shorten the development time. A Application-
Specific Integrated Circuits (ASICs) can take more than one years to be implemented.  
8.2 Recommendation 
For future work, a motor can be connected to the FPGA to move the camera based on the 
location of the presenter. The speed of the system will be good as FPGA provide a good 
platform to perform real time task. Other than that, the algorithm can be improved to increase 
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Figure 28 Spatial Filtering Verilog code Part 1 
 




Figure 30 Down Sampling verilog code 
 




Figure 32  Centroid Calculation verilog code part 2 
